分类

<p>The new VMS235 data security processor will be integrated as a standardfeature into high-speed cable modems sold by Toshiba America InformationSystems, Inc. (TAIS).</p>

The San Jose program will be modeled after Mentor Graphics' regionally andnationally acclaimed Child Development Center opened at the company'sWilsonville headquarters in 1992. The overarching philosophy of thiscorporate-sponsored, full-day, year-round early childhood and family supportprogram is to provide a developmentally appropriate program that fosters thedevelopment of emotionally healthy children and stimulates children's naturalinterest in, and enjoyment of, learning. Likewise, the center helps to createa strong school community that supports the family, enhancing the bondsbetween parents and children by offering quality care and convenience at closeproximity to the parent's work and at reasonable cost.

Return to Headlines

PM5-41-6767-2

For more information about isdmag.com e-mail For advertising information e-mail Comments on our editorial are welcome.Copyright © 1997 Integrated System Design Magazine

South Korea's monetary meltdown will most likely fuel more steep cuts in DRAM and memory pricing in early 1998 because Korean suppliers now have a cost holiday” resulting from currency devaluations against the U.S. dollar, said analysts during the annual Industry Strategy Symposium here this week.

PM5-41-6767-2

About 55 percent of the DRAM manufacturing costs in Korea are won-sensitive,” said analyst Clark J. Fuhs, director of Dataquest's semiconductor equipment, manufacturing, and materials program, based in San Jose. The result is they can cut prices and still maintain a 'profit margin,'” he added, referring to the ability to skirt anti-dumping measures in the U.S. and European markets.

That will be bad news for DRAM suppliers based outside of Korea, which have struggled with sharp price drops in 1996 and 1997. There is now a strong possibility that average selling prices for memories will drop an unprecedented third year in a row, said analyst Bill McClean, president of IC Insights of Scottsdale, Ariz. He told executives attending the conference that too much production capacity sent average DRAM prices down 60 percent in 1997 after a 65 percent drop in 1996.

PM5-41-6767-2

Nearly all financial and market analysts speaking at the conference said they now anticipate the DRAM market — now totaling about $20-22 billion — to remain in an oversupply condition until the first quarter of 1999. If so, worldwide DRAM revenues will be eroded and total semiconductor sales will most likely fall short of high-end growth estimates in the 17 percent to 20 percent range in 1998. All of those forecasts are based on a recovery in DRAM pricing.

For every dollar in the average selling price of DRAMs, total semiconductor revenues will rise or fall by four percentage points,” McClean noted at the annual conference, hosted by the Semiconductor Equipment and Materials International (SEMI) trade group.

Ikos consulting engineers worked on-site at PAVCAL's Burlington, N.J. facility to establish a design verification environment integrating several EDA technologies used in the lab's design process. Working with the Panasonic team, IKOS consulting engineers helped them achieve an 85( improvement in their gate-level simulations and 10( over RTL-level simulations. The combined verification team of PAVCAL and Ikos design experts was able to simulate frames of over two million pixels each, a feat not possible with software simulation solutions.

Ikos Systems19050 Pruneridge Ave. Cupertino, CA 95014(408) 255-4567www.Ikos.com

Return to Headlines

San Jose, Calif.–Dec. 16, 1997–Cadence Design Systems, Inc.announced that its place-and-route software and other EDAtools optimized for deep-submicron IC design have been purchased by AMD for digital and mixed-signal design. AMD has entered intoa multimillion dollar contract with Cadence for software and services.

There are several Cadence tools now available to AMD, includingSilicon Ensemble, a place-and-route environment for complex, deep-submicronIC design. Silicon Ensemble has a number of automatic features that reduce diesize and resolve difficult timing and interconnect issues.